https://agnisys.net/the-importance-of-high-quality-documentation-for-a-soc-project/2024-06-17T13:13:23+00:00https://agnisys.net/power-optimization-techniques-in-digital-design-clock-gating-low-power-switching-and-clock-enable-agnisys/2024-06-06T08:57:29+00:00https://agnisys.net/idesignspec-universe-with-agnigpt-your-intelligent-companion-agnisys/2024-06-06T08:49:28+00:00https://agnisys.net/automating-the-uvm-register-abstraction-layer-ral-agnisys/2024-05-22T12:58:49+00:00https://agnisys.net/programmers-reference-manual-support-in-ids-validate/2024-05-15T12:13:17+00:00https://agnisys.net/unveiling-rag-systems-practical-exploration/2024-05-15T06:45:03+00:00https://agnisys.net/understanding-systemrdl-comprehensive-tutorial-with-examples/2024-05-13T05:29:46+00:00https://agnisys.net/newsletter-2024-q1-0-0/2024-04-25T07:13:13+00:00https://agnisys.net/agnisys-the-significance-of-the-register-model-in-uvm/2024-04-19T09:48:29+00:00https://agnisys.net/5-reasons-for-using-an-open-source-register-automation-tool-agnisys/2024-04-19T09:55:07+00:00https://agnisys.net/agnisys-getting-started-with-ip-xact-for-ip-design/2024-04-19T10:08:44+00:00https://agnisys.net/unlocking-the-power-of-system-verilog-assertions-with-ispec-ai/2024-04-19T10:09:00+00:00https://agnisys.net/cmsis-support-in-idesignspec-agnisys/2024-04-19T10:09:52+00:00https://agnisys.net/agnisys-to-showcase-expertise-at-dvcon-us-with-exclusive-short-workshop-and-tutorial-sessions/2024-03-01T11:30:12+00:00https://agnisys.net/agnisys-systemrdl-for-efficient-register-modeling-in-next-gen-socs/2024-02-28T11:49:14+00:00https://agnisys.net/empowering-designers-the-user-friendly-world-of-idesignspec-gui-options/2024-02-22T10:03:41+00:00https://agnisys.net/agnisys-formal-verification-through-arv-formal/2024-02-14T10:01:01+00:00https://agnisys.net/agnisys-how-to-avoid-three-common-problems-in-semiconductor-design/2024-02-12T11:24:10+00:00https://agnisys.net/agnisys-taking-the-first-step-in-portable-stimulus-adoption/2024-02-08T11:29:17+00:00https://agnisys.net/newsletter-2023-q4-0/2024-04-25T10:20:36+00:00https://agnisys.net/specification-automation-the-best-solution-for-register-implementation/2024-01-24T11:35:08+00:00https://agnisys.net/agnisys-commitment-to-customer-success-a-competitive-advantage/2024-01-17T11:38:34+00:00https://agnisys.net/agnisys-streamlining-soc-design-with-automated-register-specification/2024-01-15T07:44:34+00:00https://agnisys.net/agnisys-revolutionizing-electronic-design-with-executable-specifications/2024-01-08T10:27:12+00:00https://agnisys.net/streamlining-design-verification-with-uvm-ral-for-efficient-register-access/2024-01-10T11:10:23+00:00https://agnisys.net/arv-formal-verification-by-agnisys-streamlining-register-validation/2024-02-14T10:00:40+00:00https://agnisys.net/achieving-functional-safety-standards-with-agnisys-product-suite/2024-02-14T07:44:42+00:00https://agnisys.net/the-role-of-ai-and-ml-in-agnisys-approach-to-specification-automation/2024-01-03T09:28:58+00:00https://agnisys.net/deep-dive-into-uvm-register-model/2024-01-12T06:25:43+00:00https://agnisys.net/efficient-hardware-description-transforming-systemrdl-into-multiple-formats-for-seamless-integration/2024-01-03T09:32:30+00:00https://agnisys.net/efficient-system-verification-with-ids-validate-by-agnisys-pss-register-model-generation-simplified/2024-02-28T04:34:33+00:00https://agnisys.net/unlocking-efficiency-in-semiconductor-design-with-the-pss-compiler-by-agnisys/2024-01-03T09:41:21+00:00https://agnisys.net/getting-started-with-ids-validate/2023-12-08T12:37:25+00:00https://agnisys.net/three-smart-steps-to-quickly-test-a-register-map-for-your-entire-soc/2024-01-03T09:43:56+00:00https://agnisys.net/agnisys-announces-wacom-selects-idesignspec-to-power-its-intellectual-property-ip-and-application-specific-integrated-circuit-asic-development-flow/2023-12-06T04:48:07+00:00https://agnisys.net/custom-ip-design-and-ai-based-verification/2024-01-03T09:51:00+00:00https://agnisys.net/role-of-ip-xact-standards-for-efficient-manufacturing-of-ips-and-socs/2024-06-27T07:02:45+00:00https://agnisys.net/newsletter-2023-q3-2/2024-05-03T07:11:55+00:00https://agnisys.net/driving-the-golden-specification/2024-04-24T06:31:39+00:00https://agnisys.net/how-to-create-test-sequences-for-risc-v-cores-and-socs-automatically/2023-12-14T11:13:44+00:00https://agnisys.net/understanding-the-ip-xact-standard-and-its-importance-in-design-reuse/2023-10-13T10:34:35+00:00https://agnisys.net/integration-is-key-for-the-adoption-of-specification-automation/2023-11-06T06:17:32+00:00https://agnisys.net/the-power-of-systemrdl-to-ip-xact-conversion-streamlining-ip-integration/2024-01-16T06:41:29+00:00https://agnisys.net/support-for-global-development-teams-correct-by-construction-block-integration-and-chip-assembly/2023-12-05T08:53:11+00:00https://agnisys.net/newsletter-2023-q2/2024-05-03T08:01:43+00:00https://agnisys.net/ai-based-sequence-detection-for-ip-and-soc-verification-and-validation/2023-10-31T07:58:04+00:00https://agnisys.net/smart-solutions-for-standards-compliant-soc-and-ip-development/2023-11-02T06:10:10+00:00https://agnisys.net/partner-with-agnisys-for-successful-iso-26262-certification-for-asic-designs/2023-12-05T08:53:42+00:00https://agnisys.net/newsletter-2023-q1/2023-08-19T14:38:34+00:00https://agnisys.net/how-to-improve-your-design-and-reduce-errors-with-automation-solutions/2023-11-30T12:20:51+00:00https://agnisys.net/how-to-automatically-generate-better-ic-design-registers/2023-11-08T06:25:59+00:00https://agnisys.net/how-we-deliver-streamlined-design-automation-solutions-in-response-to-industrys-need-to-do-more-with-less/2023-12-15T05:32:55+00:00https://agnisys.net/newsletter-2022-q4/2023-02-14T10:50:56+00:00https://agnisys.net/newsletter-q1-2022/2023-09-21T09:10:30+00:00https://agnisys.net/edacafe-industry-prediction-agnisys/2023-02-03T13:06:12+00:00https://agnisys.net/taking-stock-of-the-past-year/2023-12-15T05:33:44+00:00https://agnisys.net/newsletter-2022-q3/2023-02-03T10:37:53+00:00https://agnisys.net/tool-qualification-kit-for-functional-safety-compliance/2023-11-28T07:33:50+00:00https://agnisys.net/tight-generator-interface-support-in-soc-e/2023-11-16T09:27:50+00:00https://agnisys.net/chip-in-chip-support-for-multiple-input-format/2023-12-06T10:12:22+00:00https://agnisys.net/formal-verification-through-arv-formal/2023-09-22T07:57:00+00:00https://agnisys.net/automating-uvm-based-ip-and-soc-functional-verification/2023-10-27T09:48:58+00:00https://agnisys.net/newletter-2022-q2/2023-01-17T23:41:53+00:00https://agnisys.net/newletter-2022-q1/2023-02-02T14:58:25+00:00https://agnisys.net/whats-new-and-whats-next-in-specification-automation/2023-09-25T10:17:21+00:00https://agnisys.net/iso-26262-feeling-safe-in-your-self-driving-car/2023-01-31T18:10:44+00:00https://agnisys.net/agnisys-announces-qualification-for-soc-specification-automation-flow/2023-10-27T08:27:35+00:00https://agnisys.net/agnisys-certified-safe-for-iso-26262-design/2023-09-20T12:16:22+00:00https://agnisys.net/a-standard-way-to-build-ips-and-soc-using-idesignspec-and-ip-xact/2023-12-27T05:35:58+00:00https://agnisys.net/expanding-the-scope-of-specification-automation/2024-01-19T05:28:19+00:00https://agnisys.net/specification-automation-for-embedded-programmers/2023-09-22T07:53:49+00:00https://agnisys.net/next-generation-systemrdl-using-idesignspec-for-register-implementation/2023-11-16T05:09:15+00:00https://agnisys.net/dac-2021-whats-up-with-agnisys-and-spec-driven-ic-development/2024-01-19T05:27:56+00:00https://agnisys.net/newsletter-2022-q1/2023-02-02T14:55:03+00:00https://agnisys.net/ai-for-eda-for-ai/2023-02-27T15:43:11+00:00https://agnisys.net/winding-up-an-eventful-year/2023-09-25T10:18:22+00:00https://agnisys.net/agnisys-delivers-novel-ai-technology-and-fpga-support-for-ip-and-soc-specification-automation/2023-10-27T08:07:01+00:00https://agnisys.net/welcome-back-to-dac-in-person-in-san-francisco/2023-09-19T07:21:33+00:00https://agnisys.net/an-update-on-functional-safety-and-iso-26262/2023-11-16T09:26:35+00:00https://agnisys.net/what-the-heck-is-collaborative-specification/2023-01-31T18:15:22+00:00https://agnisys.net/newsletter-2021-q3/2023-01-13T23:02:27+00:00https://agnisys.net/system-level-register-and-sequence-verification-with-uvm-and-embedded-cc/2023-11-08T06:25:20+00:00https://agnisys.net/https-www-agnisys-com-blog-specification-automation-for-formal-verification/2023-11-30T12:14:19+00:00https://agnisys.net/automating-your-documentation-flow/2023-09-22T09:04:03+00:00https://agnisys.net/debug-the-schedule-killer/2023-09-25T10:06:59+00:00https://agnisys.net/newsletter-2021-q2/2023-09-19T07:53:48+00:00https://agnisys.net/specification-automation-for-designers/2023-12-05T08:54:09+00:00https://agnisys.net/setting-a-high-standard-for-standards-based-ip/2023-09-25T10:05:46+00:00https://agnisys.net/agnisys-announces-new-series-of-webinars-on-the-latest-in-chip-specification-automation/2023-02-27T14:38:29+00:00https://agnisys.net/11-myths-about-chip-specifications/2024-04-12T09:30:16+00:00https://agnisys.net/automating-the-uvm-register-abstraction-layer-ral/2023-11-16T04:27:45+00:00https://agnisys.net/newsletter-2021-q1/2023-01-16T10:54:35+00:00https://agnisys.net/auger-the-first-user-group-meeting-for-agnisys/2023-09-25T10:22:12+00:00https://agnisys.net/automating-ip-and-soc-development/2023-10-27T08:07:59+00:00https://agnisys.net/auger-celebrating-our-users/2023-12-06T10:11:52+00:00https://agnisys.net/register-automation-for-a-ddr-phy-design/2023-04-08T14:23:56+00:00https://agnisys.net/why-users-care-about-eda-partnerships/2023-09-19T07:26:38+00:00https://agnisys.net/newsletter-2020-q4/2023-11-17T09:05:25+00:00https://agnisys.net/embedded-systems-development-flow/2023-09-22T09:06:01+00:00https://agnisys.net/automatic-generation-of-soc-verification-testbench-and-tests/2023-10-27T08:03:15+00:00https://agnisys.net/a-unified-development-flow-for-embedded-systems/2022-10-23T19:22:04+00:00https://agnisys.net/functional-safety-and-security-in-embedded-systems/2023-11-03T04:35:46+00:00https://agnisys.net/a-unified-flow-for-embedded-systems-development/2023-11-03T04:41:58+00:00https://agnisys.net/automatic-handling-of-register-clock-domain-crossings/2024-01-18T07:37:07+00:00https://agnisys.net/newsletter-2020-q3/2023-11-17T06:43:39+00:00https://agnisys.net/specification-driven-uvm-testbench-generation/2023-11-21T09:52:56+00:00https://agnisys.net/the-next-generation-of-register-sequence-and-soc-automation/2023-11-21T09:53:24+00:00https://agnisys.net/automating-ip-design-and-verification/2023-09-22T07:55:31+00:00https://agnisys.net/a-quick-look-back-at-a-virtual-dac/2023-12-27T05:36:29+00:00https://agnisys.net/ceo-interview-anupam-bakshi-of-agnisys/2023-10-27T09:27:18+00:00https://agnisys.net/dac-may-be-virtual-but-our-new-products-are-not/2023-12-15T05:31:43+00:00https://agnisys.net/agnisys-delivers-fully-automated-specification-based-design-and-verification-flow-for-registers-and-sequences/2023-02-27T14:42:36+00:00https://agnisys.net/newsletter-2020-q2/2023-01-17T14:34:48+00:00https://agnisys.net/smart-assembly-of-soc-designs/2023-11-28T07:32:41+00:00https://agnisys.net/three-steps-to-set-up-a-risc-v-soc-uvm-testbench/2023-11-08T06:24:36+00:00https://agnisys.net/automation-of-the-uvm-register-abstraction-layer/2023-11-06T05:17:06+00:00https://agnisys.net/doing-what-we-can-in-challenging-times/2023-10-30T04:59:13+00:00https://agnisys.net/agnisys-takes-the-open-covid-pledge-to-fight-pandemic/2023-09-18T10:49:18+00:00https://agnisys.net/correct-by-construction-systemverilog-uvm-testbenches/2023-11-27T09:15:10+00:00https://agnisys.net/adopting-new-methods-for-faster-development-of-risc-v-based-socs/2023-09-18T09:28:13+00:00https://agnisys.net/newsletter-q4/2023-01-16T11:40:57+00:00https://agnisys.net/the-six-semiconductor-selects-agnisys-idesignspec-to-develop-next-generation-gddr6-phy-ip/2023-02-27T15:13:50+00:00https://agnisys.net/agnisys-to-demonstrate-solutions-for-risc-v-system-development-at-risc-v-summit-2019/2023-05-23T08:31:19+00:00https://agnisys.net/agnisys-launches-global-distribution-enhancing-service-and-support-for-its-growing-user-base-around-the-world/2023-02-27T14:54:24+00:00https://agnisys.net/agnisys-dvcon-europe-showcasing-test-sequence-generator-for-risc-v-cores-and-socs/2023-02-27T14:46:53+00:00https://agnisys.net/creating-test-sequences-for-risc-v-cores-and-socs/2023-11-30T12:22:41+00:00https://agnisys.net/agnisys-dvcon-india-2019-presenting-the-latest-release-of-isequencespec-sequence-generator-for-custom-ips/2023-02-27T14:48:23+00:00https://agnisys.net/repurposing-von-neumann-architecture-with-sram-based-register-files/2023-09-08T23:31:22+00:00https://agnisys.net/product-updates-august-2019/2023-09-20T12:15:38+00:00https://agnisys.net/not-your-average-uvm-testbench-generator-unveiling-at-dac-2019/2023-11-16T09:27:14+00:00https://agnisys.net/agnisys-to-unveil-specta-av-at-dac-2019-signaling-the-end-of-manual-uvm-coding/2023-10-27T09:46:13+00:00https://agnisys.net/eda-is-advancing-but-where-are-the-women/2023-02-11T20:09:37+00:00https://agnisys.net/newsletter-product-updates-april-edition/2023-09-19T07:31:51+00:00https://agnisys.net/idex-biometrics-selects-agnisys-idesignspec-to-aid-development-of-the-next-generation-asics-for-iot-security/2023-02-27T15:09:13+00:00https://agnisys.net/setting-the-stage-for-the-next-abstraction/2023-11-28T07:31:30+00:00https://agnisys.net/implementation-level-sequence-generator/2023-02-27T15:11:31+00:00https://agnisys.net/automation-using-machine-learning/2023-09-08T23:29:17+00:00https://agnisys.net/agnisys-to-showcase-portable-implementation-sequence-generator-for-pss-tools-and-present-register-automation-using-machine-learning-at-dvcon-us-2019/2023-10-27T08:32:57+00:00https://agnisys.net/where-tool-ideas-come-from-a-case-for-a-portable-sequence-generator/2023-09-25T10:27:21+00:00https://agnisys.net/newsletter-product-updates-january-edition/2023-09-19T07:47:00+00:00https://agnisys.net/top-2018-agnisys-resources/2023-12-15T05:36:51+00:00https://agnisys.net/agnisys-joins-the-xilinx-alliance-program-a-path-to-simplify-the-specification-and-verification-of-zynq-hardwaresoftware-interface/2023-02-27T14:52:53+00:00https://agnisys.net/automating-register-verification-with-100-functional-coverage/2023-11-16T09:25:55+00:00https://agnisys.net/what-are-the-root-causes-of-functional-flaws/2023-09-09T21:59:31+00:00https://agnisys.net/fabu-america-developer-of-socs-for-autonomous-driving-selects-agnisys-idesignspec-to-create-an-executable-design-specification/2023-02-27T15:05:39+00:00https://agnisys.net/agnisys-at-dvcon-europe-2018-presenting-end-to-end-solution-for-specification-to-design-and-verification-of-the-hardwaresoftware-interface/2023-02-27T14:40:30+00:00https://agnisys.net/dvcon-europe-special-edition-agnisys-spotlight-2018/2023-09-20T12:17:55+00:00https://agnisys.net/out-of-the-office-lessons-from-a-client-visit-in-edinburgh/2023-09-25T10:20:39+00:00https://agnisys.net/dac-2018-review-with-anupam-bakshi-ceo-emerging-must-have-toolset-in-system-development/2023-09-25T10:13:34+00:00https://agnisys.net/agnisys-now-supports-duolog-format-for-idesignspec-create-executable-design-code-from-the-specification-agnisys/2023-02-11T20:23:14+00:00https://agnisys.net/dac-special-edition-agnisys-spotlight-2018/2023-09-19T09:20:08+00:00https://agnisys.net/teaching-the-computers-to-teach-themselves/2023-09-09T23:21:15+00:00https://agnisys.net/how-safe-is-your-ride/2024-01-18T11:34:55+00:00https://agnisys.net/functional-safety-2/2023-02-27T15:06:36+00:00https://agnisys.net/shift_left-validation-sequences-verification-sequences/2023-09-22T09:13:08+00:00https://agnisys.net/an-excerpt-from-our-experience-at-dvcon-2018/2023-09-25T10:10:45+00:00https://agnisys.net/ids-nextgen-comprehensive-socip-specification-and-code-generation-tool-2/2023-09-08T21:14:58+00:00https://agnisys.net/dvcon-special-edition/2023-01-17T05:05:16+00:00https://agnisys.net/agnisys-to-showcase-idesignspec-nextgen-at-dvcon-2018/2023-09-20T12:37:34+00:00https://agnisys.net/revolutionizing-eda-industry-using-machine-learning/2023-12-15T05:13:40+00:00https://agnisys.net/machine-learning-incorporated-in-ids-nextgen/2023-12-27T05:38:37+00:00https://agnisys.net/newsletter-2017-dec/2023-09-19T07:45:19+00:00https://agnisys.net/a-pragmatic-approach-towards-transformation-consolidation-in-semiconductor-industry/2023-12-06T10:20:14+00:00https://agnisys.net/newsletter-2017-oct-2/2023-01-17T07:00:05+00:00https://agnisys.net/newsletter-2017-june/2023-01-17T07:17:26+00:00https://agnisys.net/different-flows-for-uvm-register-generation/2024-01-16T09:17:41+00:00https://agnisys.net/newsletter-2017-feb/2023-09-20T12:33:38+00:00https://agnisys.net/circle-of-work-life/2023-09-10T22:34:51+00:00https://agnisys.net/addressing-mac-and-linux-gui-requirements-for-register-and-memory-map-specifications-5/2023-11-30T12:18:52+00:00https://agnisys.net/growth-in-design-verification-consulting-services/2023-09-20T12:32:08+00:00https://agnisys.net/newsletter-2016-nov/2023-02-11T20:14:21+00:00https://agnisys.net/newsletter-2016-aug/2023-09-10T22:54:05+00:00https://agnisys.net/streamlining-fpga-design-from-specification-to-bitstream/2023-11-30T12:21:32+00:00https://agnisys.net/ongoing-semiconductor-industry-challenges/2023-09-19T09:06:27+00:00https://agnisys.net/its-all-in-the-sequence/2023-09-19T07:48:48+00:00https://agnisys.net/agnisys-expands-product-portfolio-with-portable-sequence-generator/2023-02-01T19:57:47+00:00https://agnisys.net/agnisys-and-breker-partner-to-generate-system-level-portable-stimulus-sequences/2023-02-27T14:37:43+00:00https://agnisys.net/istuary-innovation-group-selects-agnisys-idesignspec-for-enterprise-storage-chips/2023-02-27T15:12:23+00:00https://agnisys.net/making-way-for-register-specification-software-2/2023-11-27T09:15:48+00:00https://agnisys.net/the-ultimate-shift-left/2023-09-20T12:38:24+00:00https://agnisys.net/tales-from-the-dvcon-2016-portable-stimulus-resonated/2023-09-20T12:13:24+00:00https://agnisys.net/year-2015-review/2023-12-15T05:18:43+00:00https://agnisys.net/musings-from-arm-techcon-santa-clara-2015/2023-09-20T12:27:21+00:00https://agnisys.net/agnisys-automates-development-of-arm-based-designs/2023-02-01T23:24:25+00:00https://agnisys.net/does-uvm-sometimes-make-you-feel-stupid/2023-12-15T05:13:02+00:00https://agnisys.net/questa-vip-validates-idesignspec-generated-ip/2023-09-19T09:19:35+00:00https://agnisys.net/semiconductor-data-sheet-automation-just-the-way-you-want-it/2023-11-16T09:24:24+00:00https://agnisys.net/electronic-design-automation-trade-show-update-52dac/2023-12-27T05:37:54+00:00https://agnisys.net/automatic-register-verification-gains-acceptance-dac/2023-09-21T07:20:40+00:00https://agnisys.net/create-complex-registers-idesignspec/2023-11-21T09:54:08+00:00https://agnisys.net/agnisys-unveils-software-to-automate-register-verification-process-for-soc-ip-fpga-designs/2023-10-27T08:12:25+00:00https://agnisys.net/dvinsight-pro-version-2-0-advancing-productivity-system-verilog-universal-verification-methodology-uvm-verification-code-development/2023-10-27T09:57:09+00:00https://agnisys.net/semiconductor-register-specification-shadow-shadow/2023-12-15T05:18:00+00:00https://agnisys.net/cern-selects-idesignspec-totem-experiment-project-large-hadron-collider/2023-12-15T05:37:57+00:00https://agnisys.net/dvcon-europe-needs-automatic-register-verification-generation/2023-09-10T22:45:33+00:00https://agnisys.net/dvcon-india-takes/2023-09-10T22:32:36+00:00https://agnisys.net/getting-ready-dvcon-india-2014/2023-09-20T12:40:17+00:00https://agnisys.net/agnisys-offers-dvinsight-a-system-verilog-universal-verification-methodology-ide-2/2023-01-22T20:14:09+00:00https://agnisys.net/register-generation-specification/2023-11-16T04:26:24+00:00https://agnisys.net/register-generation-tools-reduce-system-verilog-uvm-implementation-time/2023-11-21T09:51:53+00:00https://agnisys.net/universal-verification-methodology-ide-dac/2023-09-08T21:10:44+00:00https://agnisys.net/system-on-chip-design-challenges/2023-09-19T09:08:50+00:00https://agnisys.net/dac-day-1-universal-verification-methodology-adoption-slower-expected/2023-02-20T13:43:08+00:00https://agnisys.net/agnisys-offers-dvinsight-a-system-verilog-universal-verification-methodology-ide/2023-02-27T14:55:14+00:00https://agnisys.net/in-preparation-for-dac-2014/2023-09-20T12:26:19+00:00https://agnisys.net/dvcon-2014-wrap-up/2023-09-19T09:18:11+00:00https://agnisys.net/agnisys-announces-dvcon-specials-for-idesignspec/2023-02-02T11:34:56+00:00https://agnisys.net/agnisys-announces-mystic-tool-at-dvcon-2014/2023-02-02T11:30:22+00:00https://agnisys.net/dvcon-2014-strong-focus-on-both-design-verification/2023-09-19T07:42:16+00:00https://agnisys.net/agnisys-inc-joins-synopsys-in-sync-program/2023-02-02T12:07:09+00:00https://agnisys.net/agnisys-inc-announces-a-full-feature-free-copy-of-idesignspectm-iverifyspectm-a-dac-2013-special/2023-02-27T14:49:58+00:00https://agnisys.net/agnisys-technology-pvt-ltd-joined-mentor-graphics-questa-vanguard-program-qvp/2023-02-27T14:56:44+00:00https://agnisys.net/agnisys-inc-joins-the-accellera-systems-initiative/2023-02-02T12:12:18+00:00https://agnisys.net/idesignspectm-won-2nd-prize-at-the-eda-software-contest/2023-09-20T12:07:42+00:00https://agnisys.net/sunny-nair-joins-agnisys-inc/2023-02-03T12:19:51+00:00https://agnisys.net/unique-customer-engagement-model/2023-02-02T15:27:06+00:00https://agnisys.net/chris-shalick-presented-iverifyspec-at-dac-2010/2023-02-02T15:18:18+00:00https://agnisys.net/agnisys-at-embedded-systems-conference/2023-02-02T12:15:16+00:00https://agnisys.net/idesignspec-is-now-on-xuropa/2023-02-02T11:42:28+00:00https://agnisys.net/agnisys-joins-alteras-access-program/2023-02-02T12:08:28+00:00https://agnisys.net/agnisys-inc-announced-the-release-of-idesignspectm-ids/2023-02-02T12:03:43+00:00https://agnisys.net/joins-synopsys-vmm-catalyst-program/2023-02-02T15:23:14+00:00https://agnisys.net/agnisys-partner-programs/2023-02-02T15:19:35+00:00https://agnisys.net/agnisys-technology-pvt-ltd-announced-partnership-with-platform-computing-inc/2023-02-27T14:56:02+00:00https://agnisys.net/eda-companies-must-collaborate-or-die/2023-09-10T23:09:52+00:00https://agnisys.net/using-iverifyspec-to-test-idesignspec-a-case-of-doctor-eating-his-own-medicine-2/2023-02-27T14:36:59+00:00https://agnisys.net/idesignspec-provides-complete-register-design-automation/2023-09-10T22:14:19+00:00https://agnisys.net/agnisys-makes-design-verification-process-extremely-efficient/2023-11-21T09:52:29+00:00https://agnisys.net/begin-initialization-sequence-10-9-8/2023-12-15T05:34:46+00:00https://agnisys.net/customers-music-and-dvcon-2012/2023-02-01T02:10:05+00:00https://agnisys.net/are-assertions-difficult/2023-09-10T23:31:12+00:00https://agnisys.net/age-of-cooperation-is-it/2023-09-20T12:12:27+00:00https://agnisys.net/5-tips-to-speed-up-regressions/2023-02-01T00:44:28+00:00https://agnisys.net/47dac-musings/2023-12-15T05:35:45+00:00https://agnisys.net/its-dac-time-of-the-year-again/2023-09-19T09:10:11+00:00https://agnisys.net/great-turnout-at-the-design-automation-conference/2023-09-19T09:11:11+00:00https://agnisys.net/first-sale-is-always-sweet/2023-09-08T23:40:24+00:00https://agnisys.net/is-cheap-eda-tool-an-oxymoron/2023-09-19T07:59:03+00:00https://agnisys.net/why-is-it-difficult-to-make-your-first-eda-tool-sale/2023-09-20T12:21:45+00:00https://agnisys.net/idesignspec-an-engineering-tool-with-a-difference/2023-09-20T12:24:08+00:00