<?xml version="1.0" encoding="UTF-8"?>
<?xml-stylesheet type="text/xsl" href="https://agnisys.net/wp-sitemap.xsl" ?>
<urlset xmlns="http://www.sitemaps.org/schemas/sitemap/0.9"><url><loc>https://agnisys.net/sample-page/</loc><lastmod>2024-07-23T02:23:33+00:00</lastmod></url><url><loc>https://agnisys.net/sample-page-2/</loc><lastmod>2024-06-20T14:18:49+00:00</lastmod></url><url><loc>https://agnisys.net/privacy-policy-2/</loc><lastmod>2024-06-20T14:18:49+00:00</lastmod></url><url><loc>https://agnisys.net/home/</loc><lastmod>2024-06-20T14:31:07+00:00</lastmod></url><url><loc>https://agnisys.net/</loc><lastmod>2024-07-23T09:40:05+00:00</lastmod></url><url><loc>https://agnisys.net/solutions/</loc><lastmod>2024-06-20T14:50:11+00:00</lastmod></url><url><loc>https://agnisys.net/about/</loc><lastmod>2024-06-20T14:50:29+00:00</lastmod></url><url><loc>https://agnisys.net/resourcesb/</loc><lastmod>2024-07-24T17:19:00+00:00</lastmod></url><url><loc>https://agnisys.net/blog/</loc><lastmod>2024-06-20T14:50:54+00:00</lastmod></url><url><loc>https://agnisys.net/contact/</loc><lastmod>2024-07-24T17:41:06+00:00</lastmod></url><url><loc>https://agnisys.net/idesignspec-gdi/</loc><lastmod>2024-06-22T15:47:42+00:00</lastmod></url><url><loc>https://agnisys.net/ids-batch-cli/</loc><lastmod>2024-06-22T15:51:50+00:00</lastmod></url><url><loc>https://agnisys.net/ids-verify/</loc><lastmod>2024-06-22T15:52:25+00:00</lastmod></url><url><loc>https://agnisys.net/ids-validate/</loc><lastmod>2024-06-22T15:53:03+00:00</lastmod></url><url><loc>https://agnisys.net/ids-integrate/</loc><lastmod>2024-06-22T15:53:26+00:00</lastmod></url><url><loc>https://agnisys.net/ids-ipgen/</loc><lastmod>2024-06-22T15:53:51+00:00</lastmod></url><url><loc>https://agnisys.net/functional-safety/</loc><lastmod>2024-06-22T16:00:35+00:00</lastmod></url><url><loc>https://agnisys.net/fpga-development/</loc><lastmod>2024-06-22T16:01:12+00:00</lastmod></url><url><loc>https://agnisys.net/service/</loc><lastmod>2024-06-22T16:01:55+00:00</lastmod></url><url><loc>https://agnisys.net/ip-xact/</loc><lastmod>2024-06-22T16:02:27+00:00</lastmod></url><url><loc>https://agnisys.net/pss/</loc><lastmod>2024-06-22T16:03:01+00:00</lastmod></url><url><loc>https://agnisys.net/soc-design/</loc><lastmod>2024-06-22T16:03:26+00:00</lastmod></url><url><loc>https://agnisys.net/systemrdl/</loc><lastmod>2024-06-22T16:03:49+00:00</lastmod></url><url><loc>https://agnisys.net/uvm-register-model/</loc><lastmod>2024-06-22T16:04:21+00:00</lastmod></url><url><loc>https://agnisys.net/events/</loc><lastmod>2024-06-22T16:09:36+00:00</lastmod></url><url><loc>https://agnisys.net/news/</loc><lastmod>2024-06-22T16:09:53+00:00</lastmod></url><url><loc>https://agnisys.net/newsletter/</loc><lastmod>2024-06-22T16:10:15+00:00</lastmod></url><url><loc>https://agnisys.net/career-opportunities/</loc><lastmod>2024-06-22T16:10:39+00:00</lastmod></url><url><loc>https://agnisys.net/agnisys-partner-program/</loc><lastmod>2024-06-22T16:11:10+00:00</lastmod></url><url><loc>https://agnisys.net/casestudy/</loc><lastmod>2024-06-22T16:15:00+00:00</lastmod></url><url><loc>https://agnisys.net/interview/</loc><lastmod>2024-06-22T16:15:15+00:00</lastmod></url><url><loc>https://agnisys.net/podcast/</loc><lastmod>2024-06-22T16:15:39+00:00</lastmod></url><url><loc>https://agnisys.net/presentation/</loc><lastmod>2024-06-22T16:15:52+00:00</lastmod></url><url><loc>https://agnisys.net/video/</loc><lastmod>2024-06-22T16:16:08+00:00</lastmod></url><url><loc>https://agnisys.net/ebook/</loc><lastmod>2024-06-22T16:16:27+00:00</lastmod></url><url><loc>https://agnisys.net/webinar/</loc><lastmod>2024-06-22T16:16:44+00:00</lastmod></url><url><loc>https://agnisys.net/whitepaper/</loc><lastmod>2024-06-22T16:17:06+00:00</lastmod></url><url><loc>https://agnisys.net/product-evaluation-request/</loc><lastmod>2024-07-25T11:12:34+00:00</lastmod></url><url><loc>https://agnisys.net/eliminate-redundancies-semiconductor-design-verification-validation/</loc><lastmod>2024-07-02T03:52:07+00:00</lastmod></url><url><loc>https://agnisys.net/the-ic-designers-guide-to-automate-specification-of-design-verification-and-validation/</loc><lastmod>2024-07-23T17:25:04+00:00</lastmod></url><url><loc>https://agnisys.net/request-a-call-about-the-agnisys-products-and-solutions/</loc><lastmod>2024-07-02T06:02:17+00:00</lastmod></url><url><loc>https://agnisys.net/comparative-analysis-of-idesignspec-with-other-solutions/</loc><lastmod>2024-07-25T12:12:17+00:00</lastmod></url><url><loc>https://agnisys.net/blog-feed/</loc><lastmod>2024-07-10T04:29:13+00:00</lastmod></url><url><loc>https://agnisys.net/agnisys-terms-of-use/</loc><lastmod>2024-07-12T11:08:11+00:00</lastmod></url><url><loc>https://agnisys.net/resources-2/</loc><lastmod>2024-07-14T08:23:32+00:00</lastmod></url><url><loc>https://agnisys.net/soc-development/</loc><lastmod>2024-07-24T07:08:20+00:00</lastmod></url><url><loc>https://agnisys.net/ip-xact-2022-whats-new/</loc><lastmod>2024-07-14T13:01:17+00:00</lastmod></url><url><loc>https://agnisys.net/avoiding-metastability-in-hardware-software-interface-hsi-using-cdc-techniques-3/</loc><lastmod>2024-07-14T13:03:50+00:00</lastmod></url><url><loc>https://agnisys.net/auto-generation-of-verification-infrastructure-for-ip-soc/</loc><lastmod>2024-07-14T13:05:43+00:00</lastmod></url><url><loc>https://agnisys.net/verifying-safety-in-automotive/</loc><lastmod>2024-07-14T13:07:31+00:00</lastmod></url><url><loc>https://agnisys.net/formal-verification/</loc><lastmod>2024-07-14T13:10:32+00:00</lastmod></url><url><loc>https://agnisys.net/the-benefits-discretix-gained-with-idesignspec/</loc><lastmod>2024-07-14T13:16:14+00:00</lastmod></url><url><loc>https://agnisys.net/resources-case-study-xingtera-using-idesignspec/</loc><lastmod>2024-07-14T13:18:29+00:00</lastmod></url><url><loc>https://agnisys.net/ids-ng-for-formal-verification-3/</loc><lastmod>2024-07-14T13:29:51+00:00</lastmod></url><url><loc>https://agnisys.net/ids-ng-for-system-verification-2/</loc><lastmod>2024-07-14T13:31:46+00:00</lastmod></url><url><loc>https://agnisys.net/ids-ng-for-documentation-3/</loc><lastmod>2024-07-14T13:34:14+00:00</lastmod></url><url><loc>https://agnisys.net/ids-ng-for-firmware/</loc><lastmod>2024-07-14T13:36:08+00:00</lastmod></url><url><loc>https://agnisys.net/centralized-register-design-and-verification-from-a-golden-specification-3/</loc><lastmod>2024-07-14T13:37:52+00:00</lastmod></url><url><loc>https://agnisys.net/ip-connectivity-and-smart-assembly-methodology-for-socs/</loc><lastmod>2024-07-14T13:39:30+00:00</lastmod></url><url><loc>https://agnisys.net/from-cross-platform-specification-to-code-generation-at-the-enterprise-level/</loc><lastmod>2024-07-14T13:41:08+00:00</lastmod></url><url><loc>https://agnisys.net/a-complete-uvm-automated-based-verification-system-3/</loc><lastmod>2024-07-14T13:42:34+00:00</lastmod></url><url><loc>https://agnisys.net/automatic-creation-of-pre-validated-rtl-for-highly-configurable-ips/</loc><lastmod>2024-07-14T13:44:23+00:00</lastmod></url><url><loc>https://agnisys.net/system-level-validation-with-risc-v-processors/</loc><lastmod>2024-07-14T13:46:03+00:00</lastmod></url><url><loc>https://agnisys.net/an-easy-solution-for-automated-register-verification/</loc><lastmod>2024-07-14T13:47:44+00:00</lastmod></url><url><loc>https://agnisys.net/formal-verification-of-registers-and-soc-assembly-in-collaboration-with-jasper-and-onespin/</loc><lastmod>2024-07-14T13:49:29+00:00</lastmod></url><url><loc>https://agnisys.net/meet-with-agnisys-at-trade-show/</loc><lastmod>2024-07-14T17:07:07+00:00</lastmod></url><url><loc>https://agnisys.net/meet-with-agnisys-at-dvcon-japan-2023/</loc><lastmod>2024-07-14T17:11:09+00:00</lastmod></url><url><loc>https://agnisys.net/o-ffers-meet-with-agnisys-at-dac-2023/</loc><lastmod>2024-07-14T17:22:06+00:00</lastmod></url><url><loc>https://agnisys.net/meet-with-agnisys-at-dvcon-india-2023/</loc><lastmod>2024-07-14T17:27:59+00:00</lastmod></url><url><loc>https://agnisys.net/meet-with-agnisys-at-dvcon-china-2023-0/</loc><lastmod>2024-07-14T17:33:18+00:00</lastmod></url><url><loc>https://agnisys.net/meet-with-agnisys-at-risc-v-summit-2023/</loc><lastmod>2024-07-14T17:36:59+00:00</lastmod></url><url><loc>https://agnisys.net/meet-with-agnisys-at-dvcon-eu-2023/</loc><lastmod>2024-07-14T17:40:43+00:00</lastmod></url><url><loc>https://agnisys.net/agnisys-at-dvcon-us-2024/</loc><lastmod>2024-07-14T17:43:54+00:00</lastmod></url><url><loc>https://agnisys.net/agnisys-at-dvcon-us-2024-2/</loc><lastmod>2024-07-14T17:47:09+00:00</lastmod></url><url><loc>https://agnisys.net/agnisys-at-dac-2024/</loc><lastmod>2024-07-14T17:51:23+00:00</lastmod></url><url><loc>https://agnisys.net/agnisys-at-ip-soc-silicon-valley-24/</loc><lastmod>2024-07-14T17:55:41+00:00</lastmod></url><url><loc>https://agnisys.net/pss-for-sequence-specification-and-generation/</loc><lastmod>2024-07-23T17:20:27+00:00</lastmod></url><url><loc>https://agnisys.net/how-agnisys-eliminates-redundancies-in-semiconductor-design-verification-and-validation/</loc><lastmod>2024-07-23T17:19:20+00:00</lastmod></url><url><loc>https://agnisys.net/introduction-to-system-rdl-part-2/</loc><lastmod>2024-07-15T12:00:15+00:00</lastmod></url><url><loc>https://agnisys.net/introduction-to-system-rdl-part-1-2/</loc><lastmod>2024-07-15T12:01:16+00:00</lastmod></url><url><loc>https://agnisys.net/idesignspec-gdi-for-safety-critical-designs/</loc><lastmod>2024-07-15T12:20:29+00:00</lastmod></url><url><loc>https://agnisys.net/post/</loc><lastmod>2024-07-15T14:38:53+00:00</lastmod></url><url><loc>https://agnisys.net/contact-form-check/</loc><lastmod>2024-07-16T13:09:48+00:00</lastmod></url><url><loc>https://agnisys.net/products/</loc><lastmod>2024-07-23T07:51:39+00:00</lastmod></url><url><loc>https://agnisys.net/form-check/</loc><lastmod>2024-07-18T14:12:56+00:00</lastmod></url><url><loc>https://agnisys.net/thank-you-requesting-an-evaluation/</loc><lastmod>2024-07-23T12:54:10+00:00</lastmod></url></urlset>
